首页> 外文会议>Silicon Nanoelectronics Workshop >Pragmatic Study of the Nanowire FETs with Nonideal Gate Structures
【24h】

Pragmatic Study of the Nanowire FETs with Nonideal Gate Structures

机译:具有非膜栅极结构的纳米线FET的语用研究

获取原文

摘要

Device characteristics of the nanowire FETs with nonideal gate structures, such as nonuniform gate oxide and elliptic wire, are investigated using 3D numerical simulation. As the nonideal nanowire cases show acceptable device characteristics and still maintain good performance projection, various nanowires FETs are thus flexible for manufacturing. By simply changing the wire diameter from 10nm to 7nm at the 25nm technology node, 22% improvement in gate delay is predicted.
机译:使用3D数值模拟研究了具有非型栅极结构的纳米线FET的装置特性,例如非均匀栅极氧化物和椭圆线。由于非型纳米线壳体显示可接受的装置特性并且仍然保持良好的性能突起,因此各种纳米线FET是灵活的制造。通过在25nm技术节点处简单地改变10nm至7nm的线径,预测栅极延迟的22%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号