首页> 外国专利> The central phase decision circuit and that central phase decision mannered

The central phase decision circuit and that central phase decision mannered

机译:中央相位判定电路和中央相位判定电路

摘要

PROBLEM TO BE SOLVED: To provide a central phase deciding circuit for deciding the central phase of a data signal for providing normal communication by correcting the distortion of a waveform when that distortion occurs in the data signal.;SOLUTION: In the central phase deciding circuit, with which (n) is defined as an integer of ≥2, for deciding the central phase of the data signal inputted serially for (n) phases, this circuit is provided with a serial/parallel converting circuit for performing the serial/parallel conversion of the data signal and outputting parallel data, to which serial/parallel conversion is applied, in the n-fold cycle of the data signal while using a plurality of output ports, a phase comparator circuit for comparing the phases of parallel data outputted from the respective output ports and detecting phase non-coincidence, a counter for counting how many times phase non-coincidence is detected in each of output ports by the phase comparator circuit, and a circuit for deciding the central phase on the basis of a counted number of times of occurrence of phase non- coincidence.;COPYRIGHT: (C)2002,JPO
机译:解决的问题:提供一种中心相位确定电路,该中心相位确定电路用于通过在数据信号中出现波形畸变时校正波形的畸变来确定用于提供正常通信的数据信号的中心相位。 ,其中(n)被定义为≥ 2的整数,以确定在(n)个相位中串行输入的数据信号的中心相位,该电路设有用于执行串行/并行的串行/并行转换电路相位比较器电路,在使用多个输出端口的同时,在数据信号的n倍周期中,对数据信号进行转换并输出进行了串行/并行转换的并行数据,该相位比较器电路用于比较从输出的并行数据的相位。各个输出端口并检测相位不一致,用于对相位比较器电路在每个输出端口中检测到多少次相位不一致进行计数的计数器,以及根据相位不符合发生的次数确定中心相位的提示。;版权所有:(C)2002,JPO

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号