首页>
外国专利>
Apparatus and method for reducing gate leakage in deep sub-micron MOS transistors using semi-rectifying contacts
Apparatus and method for reducing gate leakage in deep sub-micron MOS transistors using semi-rectifying contacts
展开▼
机译:使用半整流触点减少深亚微米MOS晶体管中栅极泄漏的装置和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
An apparatus and method for the reduction of gate leakage in deep sub-micron metal oxide semiconductor (MOS) transistors, especially useful for those used in a cross coupled static random access memory (SRAM) cell, is disclosed. In accordance with the invention, the active element of the SRAM cell is used to reduce the voltage on the gate of its transistor without impacting the switching speed of the circuit. Because the load on the output of the inverter is fixed, a reduction in the gate current is optimized to minimize the impact on the switching waveform of the memory cell. An active element formed by two materials with different Fermi potentials is used as a rectifying junction or diode. The rectifying junction also has a large parallel leakage path, which allows a finite current flow when a signal of opposite polarity is applied across this device.
展开▼