...
首页> 外文期刊>Optics & Laser Technology >Parallel optical logic processor and bit slice-full adder using a single electron trapping device
【24h】

Parallel optical logic processor and bit slice-full adder using a single electron trapping device

机译:使用单个电子捕获设备的并行光学逻辑处理器和位切片全加法器

获取原文
获取原文并翻译 | 示例
           

摘要

A new method is proposed for implementing logic operations by using a single electron trapping (ET) device. Based on the storage and erasure characteristics of the device, each Boolean logic operation can be performed by the corresponding programming. The encoding method is efficient, since each bit is spatially encoded by a single pixel. The system is simple and the optical elements can be stacked together, so the structure is compact. Furthermore, the logic operations involving three or even more variables can be realized easily with the suggested architecture. All the operations are executed in parallel. As an example, a triple-in binary logic processor is demonstrated to perform bit-slice full additions. Experimental results are given. (C) 1998 Elsevier Science Ltd. All rights reserved. [References: 24]
机译:提出了一种通过使用单电子陷阱(ET)器件实现逻辑运算的新方法。基于器件的存储和擦除特性,每个布尔逻辑运算都可以通过相应的编程来执行。该编码方法是有效的,因为每个位都由单个像素进行空间编码。该系统简单,光学元件可以堆叠在一起,因此结构紧凑。此外,使用建议的体系结构可以轻松实现涉及三个甚至更多变量的逻辑运算。所有操作都是并行执行的。例如,演示了三进位二进制逻辑处理器执行位片全加法。给出了实验结果。 (C)1998 Elsevier ScienceLtd。保留所有权利。 [参考:24]

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号