首页> 外文期刊>Journal of Semiconductors >Mechanism of oxide thickness and temperature dependent current conduction in n+-polySi/SiO_2/p-Si structures - a new analysis
【24h】

Mechanism of oxide thickness and temperature dependent current conduction in n+-polySi/SiO_2/p-Si structures - a new analysis

机译:N + -Polysi / SiO_2 / P-Si结构中氧化物厚度和温度依赖电流传导的机理 - 一种新分析

获取原文
获取原文并翻译 | 示例
           

摘要

The conduction mechanism of gate leakage current through thermally grown silicon dioxide (SiO_2) films on (100) p-type silicon has been investigated in detail under negative bias on the degenerately doped n-type polysilicon (n+-polySi) gate. The analysis utilizes the measured gate current density JG at high oxide fields Eox in 5.4 to 12 nm thick SiO_2 films between 25 and 300 °C. The leakage current measured up to 300 °C was due to Fowler-Nordheim (FN) tunneling of electrons from the accumulated n+-polySi gate in conjunction with Poole Frenkel (PF) emission of trapped-electrons from the electron traps located at energy levels ranging from 0.6 to 1.12 eV (depending on the oxide thickness) below the SiO_2 conduction band (CB). It was observed that PF emission current IPF dominates FN electron tunneling current IFN at oxide electric fields Eox between 6 and 10 MV/cm and throughout the temperature range studied here. Understanding of the mechanism of leakage current conduction through SiO_2 films plays a crucial role in simulation of time-dependent dielectric breakdown (TDDB) of metaloxide- semiconductor (MOS) devices and to precisely predict the normal operating field or applied gate voltage for lifetime projection of the MOS integrated circuits.
机译:通过在退化掺杂的N型多晶硅(N + -Polysi)栅极上的负偏压下详细研究了通过热生长二氧化硅(SiO_2)膜的栅极漏电流的传导机制。分析利用在5.4至12nm厚的SiO_2薄膜的高氧化物领域Eox处的测量栅电流密度Jg在25至300℃之间。高达300°C测量的漏电流由于来自累积的N + -Polysi栅极的电子来自蓄电的N + -polysi栅极的隧道(PF)排放来自位于能量水平的电子陷阱的截图 - 电子从SiO_2导通带(CB)下方0.6至1.12eV(取决于氧化物厚度)。观察到PF发射电流IPF在氧化物电场Eox中以6至10mV / cm之间的氧化物电场偏离Fn电子隧道电流IFN,并且在这里研究的温度范围内。理解通过SiO_2膜的漏电流传导机制在模拟金属氧化物半导体(MOS)器件的时间依赖性介电击穿(TDDB)的模拟中起着至关重要的作用,并精确地预测正常工作场或施加栅极电压以进行寿命投影MOS集成电路。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号