首页> 外文期刊>Solid-State Electronics >Fabrication and characteristics of Au/PZT/BIT/p-Si ferroelectric memory diode
【24h】

Fabrication and characteristics of Au/PZT/BIT/p-Si ferroelectric memory diode

机译:Au / PZT / BIT / p-Si铁电存储二极管的制备及特性

获取原文
获取原文并翻译 | 示例
           

摘要

A ferroelectric memory diode that consisted of Au/PZT/BIT/p-Si multilayer configuration was fabricated. The Pb(Zr_0.52Ti_0.48)O_3 (PZT) ferroelectric films with a c-axis oriented Bi_4Ti_3O_12 (BIT) buffer layer were deposited on a p-Si(100) substrate by pulsed laser deposition technique. The ferroelectric characteristics and the electrical charac- teristics were measured respectively. The results suggested that the growth of the BIT ferroelectric layer was helpful to increase the memory window and to reduce the current density by impairing the serious interaction and interdiffusion at the ferroelectric/Si interface. The C-V hysteresis loop showed a memory effect due to the ferroelectric polarization of PZT/BIT films. The I-V curve was Schottky-diode-like and had a hysteresis loop due to the ferroelectric remanent polarization. We confirmed our diode had nonvolatile and nondestructive memory readout operation. After applied a writing voltage of +5 V for logic “1” and -5 V for logic “0” respectively, the reading currents were 0.1 and 0.05 μA at a reading voltage of +2 V correspondingly.
机译:制作了由Au / PZT / BIT / p-Si多层结构组成的铁电存储二极管。通过脉冲激光沉积技术将具有c轴取向的Bi_4Ti_3O_12(BIT)缓冲层的Pb(Zr_0.52Ti_0.48)O_3(PZT)铁电薄膜沉积在p-Si(100)衬底上。分别测量了铁电特性和电特性。结果表明,BIT铁电层的生长有助于削弱铁电/ Si界面上的严重相互作用和相互扩散,从而有助于增加存储窗口并降低电流密度。由于PZT / BIT膜的铁电极化,C-V磁滞回线显示出记忆效应。 I-V曲线类似于肖特基二极管,由于铁电体的剩余极化而具有磁滞回线。我们确认我们的二极管具有非易失性和非破坏性的存储器读出操作。在分别为逻辑“ 1”施加+5 V的写入电压和为逻辑“ 0”施加-5 V的写入电压之后,在+2 V的读取电压下,读取电流分别为0.1和0.05μA。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号