...
首页> 外文期刊>東北大学電通谈话会記録 >Formation of Ultra-Shallow and Low-Leakage pn Junction by Low-Temperature Annealing
【24h】

Formation of Ultra-Shallow and Low-Leakage pn Junction by Low-Temperature Annealing

机译:低温退火形成超浅低漏pn结

获取原文
获取原文并翻译 | 示例
           

摘要

It has been found that a defect which is considered to be a complex of a dopant in the substrate and point defects (interstitial/vacancy) are generated deeply in the substrate by ion implantation. In order to investigate this defect, MOS capacitors having several substrate dopant concentrations in both n--type and p-type were prepared. These MOS capacitors were Si~+ ion-impIanted to form the defects before electrode formation. As a result, it was found that the generation lifetime (T_g) of carriers of these MOS capacitors becomes smaller as the substrate dopant concentration increases for both substrate types. Also, it was found that T_g of boron-doped silicon is about one-order of magnitude smaller than that of phosphorus-doped silicon. From the temperature dependence of T_g, it was found that the energy level of this defect is located at the middle of the silicon band-gap for both substrate types.
机译:已经发现,通过离子注入在基板中深深地产生了被认为是基板中的掺杂物和点缺陷(间隙/空位)的复合物的缺陷。为了研究该缺陷,制备了具有n型和p型两种衬底掺杂剂浓度的MOS电容器。这些MOS电容器经过Si〜+离子注入形成电极之前形成缺陷。结果,发现对于两种衬底类型,随着衬底掺杂剂浓度的增加,这些MOS电容器的载流子的产生寿命(T_g)变小。而且,发现掺硼硅的T_g比掺磷硅的T_g小约一个数量级。从T_g的温度依赖性,发现对于两种衬底类型,该缺陷的能级位于硅带隙的中间。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号