首页> 外文会议>VLSI Design, Automation and Test, 2009. VLSI-DAT '09 >Cost efficient FEQ implementation for IEEE 802.16a OFDM transceiver
【24h】

Cost efficient FEQ implementation for IEEE 802.16a OFDM transceiver

机译:IEEE 802.16a OFDM收发器的经济高效FEQ实现

获取原文

摘要

Based on SR transformation, a cost efficient FEQ is proposed for OFDM transceiver of IEEE 802.16a WMAN without SNR loss over the multipath fading channel. The cost efficient FEQ is composed of three parts: channel estimation, filtering and updating processes. Significantly, the computing complexity of multiplication for the cost efficient approach can totally yield 19% reduction compared with the conventional approach. In view of the memory arrangement in VLSI design, the area and power can be decreased by 70% and 50% respectively for the channel estimation. In the updating, 18% reduction is obtained for both area and power. According to the uncoded SER simulation, the proposed approach is identical with the conventional approach. Finally, the cost efficient FEQ is demonstrated by FPGA board.
机译:基于SR变换,提出了一种经济高效的FEQ,用于IEEE 802.16a WMAN的OFDM收发器,并且在多径衰落信道上没有SNR损失。具有成本效益的FEQ由三个部分组成:信道估计,过滤和更新过程。值得注意的是,与传统方法相比,该成本有效方法的乘法计算复杂度可总共减少19%。考虑到VLSI设计中的存储器布置,可以将通道估计的面积和功耗分别减少70%和50%。在更新中,面积和功耗都减少了18%。根据未编码的SER仿真,提出的方法与常规方法相同。最后,FPGA板演示了具有成本效益的FEQ。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号