首页> 外文会议>2015 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems >Exploring error-tolerant low-power multiple-output read scheme for memristor-based memory arrays
【24h】

Exploring error-tolerant low-power multiple-output read scheme for memristor-based memory arrays

机译:探索基于Memristor的内存阵列的耐堵塞低功耗多输出读取方案

获取原文

摘要

In an effort to reduce the overall read/write power consumption in emerging memory technologies, efficient read/write schemes have recently attracted increased attention. Among these emerging technologies is the memristor-based resistive random access memory (ReRAM) with simpler structures and capability of producing highly dense memory through the sneak-path prone crossbar architecture. In this paper, a multiple-cells read solution to reduce the overall energy consumption when reading from a memory array is considered. A closed form expression for the noise margin effect is derived and analysis shows that there is zero sneak-path when sensing certain patterns of stored data. The multiple-cells readout method was thus used to analyse an energy efficient Inverted-Hamming (I-H) architecture capable of detecting and correcting single-bit write error in memristor-based memory array.
机译:为了减少新兴内存技术中的整体读/写功耗,最近吸引了有效的读/写方案,最近引起了更多的关注。这些新兴技术是基于忆阻的电阻随机存取存储器(RERAM),具有更简单的结构和通过潜行路径易发横杆架构产生高密度内存的能力。本文认为,当考虑从存储器阵列读取时,多单元读取解决方案以降低整体能量消耗。派生噪声边缘效应的闭合表达式和分析表明,当感测存储数据的某些模式时,存在零潜行路径。因此,多单元读出方法用于分析能够检测和校正基于Memristor的存储器阵列中的单比特写入误差的能量有效的倒立锤(I-H)架构。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号