首页> 外文会议>Silicon Nanoelectronics Workshop >Investigation of Source Potential Impacts On Drain Disturb in Nanoscale Flash Memory
【24h】

Investigation of Source Potential Impacts On Drain Disturb in Nanoscale Flash Memory

机译:纳米透视闪存排水干扰源潜在影响的研究

获取原文

摘要

We investigated source potential impacts on drain disturb of NOR Flash cells and proposed a novel source-biased measurement which can separate channel leakage current disturb and band-to-band disturb. By this method we explored the origins of drain disturb of Nanoscale Flash Memory. Our results indicate that, under channel ionized secondary electron (CHISEL) injection operation, drain disturb originates from both drain side band-to-band tunneling (~0.66 V) and source-drain leakage (~0.4 V) when NOR Flash scales into 65 nm, which means to suppress drain disturb it is important to decrease source-drain leakage as well as drain junction leakage during nanoscale Flash cell design.
机译:我们调查了对排水扰动的源潜在影响,也提出了一种新的源极偏置测量,可以分离通道泄漏电流干扰和带对带干扰。通过这种方法,我们探讨了纳米级闪存的排水干扰的起源。我们的结果表明,在通道电离二次电子(凿子)注射操作下,排水干扰源自漏极侧带对带隧道(〜0.66V)和漏光泄漏(〜0.4V),速度或闪光灯刻度为65 NM,这意味着抑制排水沟干扰,在纳米级闪光单元设计期间减少源排水泄漏以及排水结泄漏是重要的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号