Demand for techniques to reduce verification time has been increasing in recent VLSI designs using sub-micron processes. The Model Order Reduction (MOR) method [1] shortens verification time by reducing transfer functions order of the circuits. Employing the MOR method, we have developed a technique to analyze large scale power supply wirings of a whole DSP LSI chip. We have confirmed that our technique greatly improves circuit analysis capability maintaining sufficient accuracy.
展开▼
