首页> 外文会议>International Conference on VLSI Design >Influence of leakage reduction techniques on delay/leakage uncertainty
【24h】

Influence of leakage reduction techniques on delay/leakage uncertainty

机译:泄漏减少技术对延迟/泄漏不确定性的影响

获取原文

摘要

One of the main challenges for design in the presence of process variations is to cope with the uncertainties in delay and leakage power. In this paper, the influence of leakage reduction techniques on delay/leakage uncertainty is examined through Monte-Carlo analysis. The techniques investigated in this paper include increasing gate length, stack forcing, body biasing, and V/sub dd//V/sub th/ optimization. The impact of technology scaling and temperature sensitivity on the uncertainty reduction are also evaluated. We investigate the uncertainty-power-delay trade-off and suggest techniques for designs targeting different requirements.
机译:在过程变化存在下设计的主要挑战之一是应对延迟和泄漏功率的不确定性。本文通过Monte-Carlo分析检查了泄漏减少技术对延迟/泄漏不确定性的影响。本文研究的技术包括增加栅极长度,堆栈迫使,体偏置和v / sub dd // v / sum / solowization。还评估了技术缩放和温度敏感性对不确定性减少的影响。我们调查了不确定性 - 电源延迟折衷,并提出了针对不同要求的设计的技术。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号