首页> 外文会议>International Conference on VLSI Design >Testing nanometer digital integrated circuits: myths, reality and the road ahead
【24h】

Testing nanometer digital integrated circuits: myths, reality and the road ahead

机译:测试纳米数字集成电路:神话,现实和前方的道路

获取原文

摘要

High-test quality plays a central role in the development of successful products used for building robust computing and communication systems. Hence, high-test quality enablers are rapidly becoming "features", just like performance, power-consumption and die size. This tutorial includes in-depth discussions on two major test topics that are essential for designs manufactured in nanometer technologies: test compression and diagnosis. Test compression techniques enable orders of magnitude improvement (reduction) in test cost and pave the path for successful implementation of built-in-self-test features. Ensuring products yield with sufficient quality also requires techniques for identifying and characterizing defects. This tutorial describes state-of-the-art techniques for performing defect diagnosis and how such techniques are key in enabling high-yielding and high-quality products. Supporting data from actual designs and manufacturing processes are presented.
机译:高检质量在开发用于建立强大的计算和通信系统的成功产品方面发挥着核心作用。因此,高检质量的推动者正在迅速变为“功能”,就像性能,功耗和芯片尺寸一样。本教程包括对纳米技术制造的设计至关重要的两个主要测试主题的深入讨论:测试压缩和诊断。测试压缩技术可以在测试成本中实现幅度改善的顺序(减少),并为成功实施内置自检功能而铺平路径。确保产品具有足够质量的产品,还需要用于识别和表征缺陷的技术。本教程描述了用于执行缺陷诊断的最先进的技术以及这些技术如何在实现高产和高质量的产品方面是关键。提出了支持实际设计和制造过程的数据。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号