首页>
外国专利>
Clock gate latency modeling based on analytical frameworks
Clock gate latency modeling based on analytical frameworks
展开▼
机译:基于分析框架的时钟门延迟建模
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for modeling clock gate timing for an integrated circuit may include creating a dataset having measured values of at least two design features and corresponding measured values of clock gate timing, applying an analytical framework to the dataset to determine how the design features affect the clock gate timing, measuring values of design features for a clock tree for the integrated circuit, and generating predicted values of clock gate timing for the clock tree for the integrated circuit based on how the design features of the dataset affect the clock gate timing of the dataset. The clock tree for the integrated circuit may be a second clock tree, and creating the dataset may include constructing a first clock tree, measuring values of design features of the first clock tree, and measuring corresponding values of clock gate timing of the first clock tree.
展开▼