首页>
外国专利>
Method for the fabrication of dielectric isolated junction field effect transistor and PNP transistor
Method for the fabrication of dielectric isolated junction field effect transistor and PNP transistor
展开▼
机译:介电隔离结型场效应晶体管的制造方法及pnp晶体管
展开▼
页面导航
摘要
著录项
相似文献
摘要
The process of fabricating a dielectrically isolated junction field effect transistor and a PNP transistor on a common substrate. An epitaxially layer is deposited on the base substrate to form the channel region of the junction field effect transistor. Impurities for the source and drain of the field effect transistor are diffused into the epitaxial layer. Impurities to form the gate are diffused into the epitaxially layer between the source and gate regions but separated therefrom. The PNP transistor which is dielectrically isolated from the field effect transistor by grooves, is formed by the diffusion into the base substrate of the respective impurities that form the base, collector and emitter regions of the PNP transistor.
展开▼