首页> 外国专利> METHOD FOR FABRICATING DEIS STRUCTURE BETWEEN TWO POLYSILICON GATE ELECTRODES AND MEMORIES RESULTING THEREFROM

METHOD FOR FABRICATING DEIS STRUCTURE BETWEEN TWO POLYSILICON GATE ELECTRODES AND MEMORIES RESULTING THEREFROM

机译:两种多晶硅栅电极之间的DEIS结构及其产生的记忆方法

摘要

A process for placing non-continuous Dual Electron Injection Structures (DEIS) between two layers of polysilicon used to form an array of poly devices on an integrated circuit substrate. Separate masks are used to define Poly 1 and Poly 2 devices, respectively. The DEIS structure is disposed above the poly 1 devices. A silicon nitride (Si3N4) layer is used to mask the DEIS structure and prevents it from oxidizing during certain processing steps. A thin layer of poly x is placed between the DEIS structure and the Si3N4. The poly x layer forms a buffer and protects the DEIS during an etching step which removes the Si3N4 layer.
机译:一种用于在两层多晶硅之间放置非连续双电子注入结构(DEIS)的方法,该两层多晶硅用于在集成电路基板上形成多晶硅器件阵列。单独的遮罩分别用于定义Poly 1和Poly 2器件。 DEIS结构位于poly 1器件上方。氮化硅(Si3N4)层用于掩盖DEIS结构并防止其在某些处理步骤中氧化。在DEIS结构和Si3N4之间放置一薄层Poly x。多晶硅层形成缓冲层并在去除Si3N4层的蚀刻步骤中保护DEIS。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号