首页>
外国专利>
Method of forming local etch stop landing pads for simultaneous, self- aligned dry etching of contact vias with various depths
Method of forming local etch stop landing pads for simultaneous, self- aligned dry etching of contact vias with various depths
展开▼
机译:形成局部蚀刻停止焊盘的方法,用于同时,自对准干蚀刻各种深度的接触通孔
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention introduces the use of "local" etch stop layers having highly selective etch characteristics vis-a-vis insulating layers into which the contact/vias are etched. Any kind of conducting material which possesses etch selectivity to an insulator such as oxide (i.e. doped polysilicon, tungsten, tungsten silicide, titanium, titanium silicide, titanium nitride and the like) may be used and the process flow described herein uses conductively doped polysilicon as an example to accomplish this task without the need to add any extra photo or mask step to a conventional dynamic random access memory (DRAM) process flow and with the addition of a minimal number of deposition and etch steps. During a first masking step to open a contact, a subsequent etch opens up the P-channel gate area to thin down the underlying oxide. Polysilicon is then deposited which is followed by formation of an oxide. During a second masking step the oxide is etched and the polysilicon is etched thereby patterning the polysilicon and creating exposed polysilicon sidewalls. Dielectric isolation is then provided for the polysilicon sidewalls. In a first embodiment nitride spacers are then formed from a blanket layer of nitride which also results in nitride fillers about the polysilicon sidewalls. In a second embodiment the polysilicon sidewalls are oxidized thereby eliminating the steps for deposition and formation of nitride spacers. Next an etch stop layer of conductively doped polysilicon is deposited and covered with oxide. A third mask step allows a following etch to open local landing pads around future buried contact locations as well as define P-channel transistor gates.
展开▼