首页> 外国专利> Method to prevent latch-up and improve breakdown voltage in SOI MOSFETS

Method to prevent latch-up and improve breakdown voltage in SOI MOSFETS

机译:防止闩锁并提高SOI MOSFET中击穿电压的方法

摘要

SOI (silicon-on-insulator) technology has been touted as a promising approach for fabricating an advanced integrated circuits because of its advantage over bulk silicon circuits such as faster speed and improve radiation tolerance. One drawback to SOI is that parasitic bipolar induced latch-up/breakdown voltage levels severely limits the maximum supply voltage at which SOI circuits and devices can operate. When the parasitic device turns on, the SOI transistor cannot be switched off by changing the gate bias. What is described is a method whereby the operating voltage in which this effect occurs is significantly increased thus allowing circuit operation at reasonable power supply voltages. The method is to implant a neutral impurity ion such as krypton, xenon or germanium into the device (10) to form ion scattering centers. The size of the impurity atom must be much larger than the size of the silicon atom. The size difference generating a scattering center.
机译:SOI(绝缘体上硅)技术被誉为制造先进集成电路的有前途的方法,因为它具有优于块状硅电路的优势,例如更快的速度和更高的辐射耐受性。 SOI的一个缺点是,寄生双极性感应的闩锁/击穿电压电平会严重限制SOI电路和器件可以工作的最大电源电压。当寄生器件导通时,无法通过更改栅极偏置来关闭SOI晶体管。所描述的是一种方法,通过该方法可以显着增加发生这种效果的工作电压,从而允许电路在合理的电源电压下工作。该方法是将诸如k,氙或锗的中性杂质离子注入装置(10)中以形成离子散射中心。杂质原子的大小必须比硅原子的大小大得多。尺寸差产生散射中心。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号