首页>
外国专利>
Parallel-to-serial CMOS data converter with a selectable bit width mode D flip-flop M matrix
Parallel-to-serial CMOS data converter with a selectable bit width mode D flip-flop M matrix
展开▼
机译:具有可选位宽模式D触发器M矩阵的并行到串行CMOS数据转换器
展开▼
页面导航
摘要
著录项
相似文献
摘要
A high-speed parallel-to-serial CMOS data transmitter uses a D Flip- flop matrix architecture to combine a shift scheme with a selection scheme to serialize parallel bit data. Data is partially serialized through multi data paths at a much lower frequency and a time-division multiplex scheme selects one bit from each data path allowing for pipelined data processing. The CMOS architecture uses selective load clock mode switching allowing different word bit widths to be processed simply by adjusting the frequency of a loading clock.
展开▼