首页>
外国专利>
REDUNDANT LOGIC CIRCUIT HAVING DEVICE CHARGED MODEL ESD BREAKDOWN PROTECTING CIRCUIT
REDUNDANT LOGIC CIRCUIT HAVING DEVICE CHARGED MODEL ESD BREAKDOWN PROTECTING CIRCUIT
展开▼
机译:冗余逻辑电路具有带电模式的ESD击穿保护电路
展开▼
页面导航
摘要
著录项
相似文献
摘要
PROBLEM TO BE SOLVED: To provide a device charged model ESD breakdown protecting redundant logic circuit wherein a redundant logic transistor can be surely protected to electrostatic discharge of a device charged model.;SOLUTION: In the case that an electronic device which mounts the device charged model ESD breakdown protecting redundant logic circuit is subjected to electrostatic discharge of the device charged model, a diode 13 is inserted between a gate and a source of a P-type MOS transistor 11, and a diode 14 is inserted between a gate and a source of an N-type MOS transistor 12. Consequently, potentials of the gate terminals and the source terminals of the respective transistors are charged to the same potential instantaneously, and constitution for preventing electrostatic breakdown which is to be caused by the potential difference between the gate and the source is obtained.;COPYRIGHT: (C)2002,JPO
展开▼