首页> 外国专利> SEMICONDUCTOR DEVICE HAVING A SEMICONDUCTOR CHIP AND A LEAD SUBSTRATE CONNECTED WITH EACH OTHER THROUGH PADS AND PATTERNED LEAD WIRES WITHOUT SHORT-CIRCUITING THE PADS

SEMICONDUCTOR DEVICE HAVING A SEMICONDUCTOR CHIP AND A LEAD SUBSTRATE CONNECTED WITH EACH OTHER THROUGH PADS AND PATTERNED LEAD WIRES WITHOUT SHORT-CIRCUITING THE PADS

机译:半导体器件具有一个半导体芯片,并且铅基质与其他每个贯通的垫板和带图案的引线相连,而无需短路板

摘要

PURPOSE: To overcome a problem where when forming electrical connection paths with an outside of a device by connecting a chip to a leadframe, lead terminals of the leadframe corresponding to each pad formed on the chip are necessary and these are wirebonded to each other with a one-to-one correspondence, and thus if a pitch of pads, for example, is different for each chip, the leadframe must be made for each chip. CONSTITUTION: A semiconductor device of the invention comprises pattern sections for electrical connection, which consist of a plurality of lead patterns that are formed on a mounting region of a support member, are arrayed longer than the length of the column of terminals for electrical connection with a smaller pitch than an array pitch of the terminals for electrical connection of a semiconductor chip, and each have a smaller width than the array pitch of the terminals for electrical connection, where when the semiconductor chip is mounted on a mounting surface, the lead patterns, while keeping non- continuity between respective terminals for electrical connection, contact the respective terminals.
机译:用途:为了解决一个问题,当通过将芯片连接到引线框与设备的外部形成电气连接路径时,与形成在芯片上的每个焊盘相对应的引线框的引线端子是必不可少的,并且它们之间通过引线键合在一起一对一的对应关系,因此,如果每个芯片的焊盘间距不同,则必须为每个芯片制作引线框。构成:本发明的半导体器件包括用于电连接的图案部分,其由形成在支撑构件的安装区域上的多个引线图案组成,其排列的长度大于用于与之电连接的端子列的长度。间距小于用于半导体芯片电连接的端子的阵列间距,并且其宽度小于用于电气连接端子的阵列的间距,其中当将半导体芯片安装在安装表面上时,引线图案,同时保持各个端子之间的不连续性以进行电气连接,同时接触各个端子。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号