首页> 外国专利> Flash memory comprising an erase verify algorithm integrated into a programming algorithm

Flash memory comprising an erase verify algorithm integrated into a programming algorithm

机译:包括集成到编程算法中的擦除验证算法的闪存

摘要

An electrically erasable and programmable memory includes memory cells and a verify-program device. The memory also comprises an erase verify device arranged for supplying an erase verify signal having a determined value when a datum read in a memory cell during a first verify-program cycle has an erase logic value. Application particularly to performing a blank verify test in serial input/output Flash memories.
机译:电可擦除可编程存储器包括存储单元和验证程序设备。该存储器还包括擦除验证设备,该擦除验证设备布置成当在第一验证程序周期期间在存储单元中读取的数据具有擦除逻辑值时,提供具有确定值的擦除验证信号。尤其适用于在串行输入/输出闪存中执行空白验证测试的应用。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号