首页>
外国专利>
Memory array with memory cells having reduced short channel effects
Memory array with memory cells having reduced short channel effects
展开▼
机译:具有具有减少的短沟道效应的存储单元的存储阵列
展开▼
页面导航
摘要
著录项
相似文献
摘要
According to one exemplary embodiment, a method for fabricating a floating gate memory array comprises a step of removing a dielectric material from an isolation region situated in a substrate to expose a trench, where the trench is situated between a first source region and a second source region, where the trench defines sidewalls in the substrate. The method further comprises implanting an N type dopant in the first source region, the second source region, and the sidewalls of the trench, where the N type dopant forms an N+ type region. The method further comprises implanting a P type dopant in the first source region, the second source region, and the sidewalls of the trench, where the P type dopant forms a P type region, and where the P type region is situated underneath the N+ type region.
展开▼