首页>
外国专利>
Method for performing monte-carlo simulations to predict overlay failures in integrated circuit designs
Method for performing monte-carlo simulations to predict overlay failures in integrated circuit designs
展开▼
机译:在集成电路设计中执行蒙特卡洛模拟以预测叠层故障的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of predicting overlay failure of circuit configurations on adjacent, lithographically produced layers of a semiconductor wafer comprises providing design configurations for circuit portions to be lithographically produced on one or more adjacent layers of a semiconductor wafer, and then predicting shape and alignment for each circuit portions on each adjacent layer using one or more predetermined values for process fluctuation or misalignment error. The method then determines dimension of overlap of the predicted shape and alignment of the circuit portions, and compares the determined dimension of overlap to a theoretical minimum to determine whether the predicted dimension of overlap fails. Using different process fluctuation values and misalignment error values, the steps are then iteratively repeated on the provided design configurations to determine whether the predicted dimension of overlap fails, and a report is made of the measure of failures.
展开▼