A method and semiconductor device with a protective layer for reducing the stress relaxation in a double bracing coating art

摘要

By providing a protective layer for suppressing a bracing relaxation in a tensile-strained dielectric material during a dual bracing layer process, the performance of n - transistors can be improved, and wherein, nevertheless, a high degree of compatibility with conventional dual bracing layer projections is maintained.