首页>
外国专利>
Modeling and simulating the impact of imperfectly patterned via arrays on integrated circuits
Modeling and simulating the impact of imperfectly patterned via arrays on integrated circuits
展开▼
机译:建模和模拟通过阵列进行不完美图案化对集成电路的影响
展开▼
页面导航
摘要
著录项
相似文献
摘要
A technique models and simulates the impact of imperfectly patterned via arrays on integrated circuits through the use of hierarchical models and a hierarchical circuit simulator. Through the hierarchical modeling and simulation approach discussed here, far more accurate electrical simulation and verification of networks is enabled for; performance, yield, and reliability. The approach further enables simulation of the effects of via process variations on large-scale circuit response. In an implementation, each via in a layout or in a via array is modeled as having an independent size from other vias based upon calibrated process simulation. The electrical characteristics of independent vias and via arrays are modeled and compiled into a reusable hierarchical distributed resistance via model. Hierarchical simulation is performed using these hierarchical distributed via models and enables more accurate results than traditional approaches.
展开▼