首页>
外国专利>
POWER NAPPING TECHNIQUE FOR ACCELERATED NEGATIVE BIAS TEMPERATURE INSTABILITY (NBTI) AND/OR POSITIVE BIAS TEMPERATURE INSTABILITY (PBTI) RECOVERY
POWER NAPPING TECHNIQUE FOR ACCELERATED NEGATIVE BIAS TEMPERATURE INSTABILITY (NBTI) AND/OR POSITIVE BIAS TEMPERATURE INSTABILITY (PBTI) RECOVERY
展开▼
机译:加速负偏压温度不稳定性(NBTI)和/或正偏压温度不稳定性(PBTI)恢复的功率抑制技术
展开▼
页面导航
摘要
著录项
相似文献
摘要
A logic circuit is operated in a normal mode, with a supply voltage coupled to a supply rail of the logic circuit, and with a ground rail of the logic circuit grounded; It is determined that at least a portion of the logic circuit has experienced degradation due to bias temperature instability. Responsive to the determining, the logic circuit is operated in a power napping mode, with the supply voltage coupled to the ground rail of the circuit, with the supply rail of the circuit grounded, and with primary inputs of the circuit toggled between logical zero and logical one at low frequency. A logic circuit and corresponding design structures are also provided.
展开▼