SEVEN-TRANSISTOR SRAM BITCELL WITH TRANSMISSION GATE PROVIDING REDUCED READ DISTURBANCE
展开▼
机译:具有传输门的七晶体管SRAM BITCELL提供减少的读取干扰
展开▼
页面导航
摘要
著录项
相似文献
摘要
Systems and methods relate to a seven transistor static random-access memory (7T SRAM) bit cell which includes a first inverter having a first pull-up transistor, a first pull-down transistor, and a first storage node, and a second inverter having a second pull-up transistor, a second pull-down transistor, and a second storage node. The second storage node is coupled to gates of the first pull-up transistor and the first pull-down transistor. A transmission gate is configured to selectively couple the first storage node to gates of the second pull-up transistor and the second pull-down transistor during a write operation, a standby mode, and a hold mode, and selectively decouple the first storage node from gates of the first pull-up transistor and a first pull-down transistor during a read operation. The 7T SRAM bit cell can be read or written through an access transistor coupled to the first storage node.
展开▼