A New Multiplier Structure for Digital Signal Processing

摘要

The charge of this grant was the study of a new class of memory intensive digital arithmetic units based on modular algebra. The new class of arithmetic units, developed under this grant, operate at very high speeds, admit VLSI and bit-slice realizations, and can be integrated into digital signal processing systems.