...
首页> 外文期刊>Trends in Ecology & Evolution >A Current-Mode Delay-Based Hysteretic Buck Regulator With Enhanced Efficiency at Ultra-Light Loads for Low-Power Microcontrollers
【24h】

A Current-Mode Delay-Based Hysteretic Buck Regulator With Enhanced Efficiency at Ultra-Light Loads for Low-Power Microcontrollers

机译:基于电流模式延迟的滞后降压调节器,具有增强的低功率微控制器的超轻负载效率

获取原文
获取原文并翻译 | 示例
           

摘要

Acurrent-mode buck regulatorwith delay-based hysteretic control for microcontroller applications is proposed. Unlike conventional hysteretic buck regulators with accurate explicit hysteretic bands, the proposed design relies only on the inherent delay of a low-speed single-threshold comparator to realize the hysteretic band, and can be seamlessly used across all loads in continuous conduction mode and discontinuous conduction mode without modifying the controller's parameters. Moreover, without additional adaptation circuits or frequency regulation loops, the proposed delay-based hysteretic operation does not increase variations in the switching frequency with process and temperature, and results in even less variations in the switching frequencywith the input and output voltages when compared to corresponding designs with accurate explicit hysteretic bands. The simplicity of the design reduces silicon area and quiescent current significantly, which in turns enables achieving high efficiency at both heavy and light load conditions as strictly required by low-power microcontrollers. The regulator is designed in a 65 nm digital CMOS technology. It occupies 0.18 mm(2) and supports a wide range of input voltages (1.8-4.2 V), output voltages (0.9-1.5 V), and load current (up to 300 mA). Measurement results show that the proposed regulator achieves 95% peak efficiency, while achieving between 62% and 87% efficiency at 10-mu A load across all operating conditions.
机译:提出了对微控制器应用的延时的延迟滞后稳压器。与具有准确的明显滞后带的传统滞回调节器不同,所提出的设计仅依赖于低速单阈值比较器的固有延迟来实现滞后频带,并且可以在连续导通模式下的所有负载中无缝地使用和不连续传导。模式而不修改控制器的参数。此外,如果没有额外的适配电路或频率调节环路,则所提出的延迟滞后操作不会增加开关频率的变化,以及与相应的输入和输出电压的开关频率较小的变化较小设计准确的显式滞后频段。设计的简单性可显着降低硅面积和静态电流,从而使得能够在低功率微控制器中严格要求实现高效率和光负荷条件的高效率。该调节器采用65nm数字CMOS技术设计。它占用0.18毫米(2),并支持各种输入电压(1.8-4.2V),输出电压(0.9-1.5 V),负载电流(高达300 mA)。测量结果表明,该稳压器达到95%的峰值效率,同时在所有操作条件下10-Mu的载荷效率为62%和87%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号