...
首页> 外文期刊>Microsystem technologies >Achieving high sensing in 0.5 nA for the driving pixel currents in AMOLEDs with settling time of 7 mu s by a new external current sensing circuit
【24h】

Achieving high sensing in 0.5 nA for the driving pixel currents in AMOLEDs with settling time of 7 mu s by a new external current sensing circuit

机译:在新的外部电流传感电路中实现具有7μs的稳定时间的驱动像素电流的0.5 na的高感测

获取原文
获取原文并翻译 | 示例
           

摘要

A new external current sensing circuit with baseline compensation for the active matrix organic light emitting diode (AMOLED) display is developed herein to achieve the sensing precision of 0.5 nA in pixel with 7 mu s of settling time. Current sensing circuit incorporates a new push-pull transient current feedforward whereas the current analog to digital converter (CADC) based digital baseline current compensation incorporates an 11-bit current digital-to-analog converter, a current comparator and a digital control circuit with an 11-bit successive approximation register. The proposed integrated mixed signal IC drives a 6T1C pixel-based AMOLED panel with one horizontal time of 7.7 mu s at a scan frequency of 60 Hz. The design readout chip can simultaneously sense and compensate TFT baseline current variation. The readout circuit and the baseline compensation circuit are implemented in the integrated chip with chip area of 125 mu m x 46 mu m and fabricated via TSMC T18 process. With the standard 3.3 V supply, experimental result shows that the overall power consumption of the chip is 988 mu W watt. The minimum LSB current for the CADC is 10 nA and the maximum achievable sampling rate is 500 KS/s. The measured INL and DNL of CADC is 0.84 and 0.98 respectively. Despite of heavy data line parasitic capacitances (2.6 K ohm/20 pF) of the AMOLED display, experimental results show that the proposed circuit can sense 0.5 nA current within 7 mu s of settling time. The sensing precision of 0.5 nA within 7 mu s are the best among all reported literature to date whereas the current sense range (0.5-500 nA), system sampling rate (142 KS/s), INL (0.84) and DNL (0.98) of the CADC is approximately comparable among all reported.
机译:在本文中开发了一种具有基线补偿的新的外部电流检测电路,本文开发了具有7μs的沉降时间的0.5 na的感测精度。电流检测电路采用新的推挽式瞬态电流馈电,而基于目前的模数转换器(CADC)的数字基线电流补偿包括11位电流数模转换器,电流比较器和数字控制电路11位连续近似寄存器。所提出的集成混合信号IC驱动基于6T1C像素的AMOLED面板,在60Hz的扫描频率下具有7.7μs的一个水平时间。设计读数芯片可以同时感测和补偿TFT基线电流变化。读出电路和基线补偿电路在集成芯片中实现,芯片面积为125μm×46μm,并经由TSMC T18工艺制造。通过标准的3.3 V供应,实验结果表明,芯片的总功耗为988亩。 CADC的最小LSB电流为10 NA,最大可实现的采样率为500 ks / s。 CADC的测量的INL和DNL分别为0.84和0.98。尽管数据线寄生电容(2.6K欧姆/ 20pf)的AMOLED显示器,实验结果表明,所提出的电路可以在稳定时间7亩内感测0.5天电流。在7亩内0.5瓦的感测精度是迄今为止所有报告的文献中最好的,而电流检测范围(0.5-500A),系统采样率(142 ks / s),INL(0.84)和DNL(0.98)在所有报道中,CADC大致相当。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号