Shared data line technique for doubling the data transfer rate per pin of differential interfaces

摘要

A technique for almost doubling the data transfer rate per pin of the differential interfaces has been proposed. In this technique the number of the differential transmission lines between transmitter LSI and the receiver LSI are shared with adjacent buffers to increase the transfer rate per pin. Each receiver consists of two comparators and a decoder circuit translates the signal voltage at the receiver end of the transmission line into digital data. Data rate of 1.1Gbps/pin has been achieved in the fabricated test circuit in CMOS technology.