...
首页> 外文期刊>Power Electronics Magazine, IEEE >Intrinsic Failure Mechanisms in GaN-on-Si Power Transistors
【24h】

Intrinsic Failure Mechanisms in GaN-on-Si Power Transistors

机译:GAN-on-Si功率晶体管内的固有故障机制

获取原文
获取原文并翻译 | 示例
           

摘要

Standard qualification testing for semiconductors typically involves stressing devices at-or-near the limits specified in their data sheets for a prolonged period of time, or for a certain number of cycles. The goal of qualification testing is to have zero failures out of a large group of parts tested. By testing parts to the point of failure, an understanding of the amount of margin between the data sheet limits can be developed, but more importantly, an understanding of the intrinsic failure mechanisms of the semiconductor can be found.
机译:用于半导体的标准验证测试通常涉及在其数据表中规定的限制的延长时间或一定数量的循环中的限制的压力或附近的压力。资格测试的目标是在测试的大组零件中具有零故障。通过测试部分到故障点,可以开发对数据纸质限制之间的裕度的理解,但更重要的是,可以找到对半导体的内在故障机制的理解。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号