Measurement of the Stability Margin of an Immittance Logic Gate

摘要

A setup for the measurement of the stability margin of an immittance AND gate is proposed. The feasibility of the measurement method, which is applicable regardless of whether the gate is stable or potentially unstable, is validated.