...
首页> 外文期刊>Instrumentation and Measurement, IEEE Transactions on >Fast Digital Post-Processing Technique for Integral Nonlinearity Correction of Analog-to-Digital Converters: Validation on a 12-Bit Folding-and-Interpolating Analog-to-Digital Converter
【24h】

Fast Digital Post-Processing Technique for Integral Nonlinearity Correction of Analog-to-Digital Converters: Validation on a 12-Bit Folding-and-Interpolating Analog-to-Digital Converter

机译:用于模数转换器的整体非线性校正的快速数字后处理技术:在12位折叠和内插模数转换器上的验证

获取原文
获取原文并翻译 | 示例
           

摘要

The semiconductor industry tends to constantly increase the performances of developed systems with an ever-shorter time-to-market. In this context, the conventional strategy for mixed-signal component design, which is based only on analog design effort, will no longer be suitable. In this paper, a digital correction technique is presented for analog-to-digital converters (ADCs). The idea is to use a lookup table (LUT) for the online correction of integral nonlinearity (INL). The main challenge for this kind of technique is the cost in time and resources to estimate the actual INL of the ADC needed to load the LUT. In this paper, we propose to extract INL with a very rapid procedure based on spectral analysis. We validate our technique on a 12-bit folding-and-interpolating ADC and we demonstrate that the correction is efficient for a large range of application fields.
机译:半导体行业倾向于以越来越短的上市时间不断提高已开发系统的性能。在这种情况下,仅基于模拟设计工作的常规混合信号组件设计策略将不再适用。在本文中,提出了一种用于模数转换器(ADC)的数字校正技术。想法是使用查找表(LUT)在线校正积分非线性(INL)。这种技术的主要挑战是时间和资源成本,以估算加载LUT所需的ADC实际INL。在本文中,我们建议基于光谱分析的非常快速的过程来提取INL。我们在12位折叠和内插ADC上验证了我们的技术,并证明了该校正对于许多应用领域都是有效的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号