High-performance Packaging for a RISC Processor Application

摘要

Central processors for telecommunication switching systems are very complex, with high clock speed. System design must rely heavily on advanced packaging technology for the best possible system performance to be achieved. The authors describe the development of a packaging concept for a high-performance RISC processor subsystem. The project started in December 1990 and was finished in February 1994.