首页> 外文期刊>Circuit World >Interconnect stress testing (IST) - an overview of its development and capabilities
【24h】

Interconnect stress testing (IST) - an overview of its development and capabilities

机译:互连压力测试(IST)-其开发和功能概述

获取原文
获取原文并翻译 | 示例
           

摘要

Focuses on the development and capabilities of interconnect stress testing (IST), a stress testing method for printed circuit boards (PCBs) that is fast, repeatable and reproducible. IST technology was originally developed in the mid 1980s. Notes that using IST as an electrical test delivers a capability to remove the human factor from the decision making process of product acceptance or rejection and that the technology is emerging as an important test methodology for the assessment of PCB interconnects. IST has the capability to effectively and rapidly quantify the integrity of plated through holes and the unique ability to identify the presence and levels of post separations within a multilayer board.
机译:着重于互连压力测试(IST)的开发和功能,互连压力测试是一种快速,可重复和可重现的印刷电路板(PCB)压力测试方法。 IST技术最初是在1980年代中期开发的。请注意,使用IST作为电气测试可以消除产品接受或拒绝的决策过程中的人为因素,并且该技术正在成为评估PCB互连的重要测试方法。 IST能够有效,快速地量化镀通孔的完整性,并具有识别多层板中后期分离的存在和水平的独特能力。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号