首页> 美国卫生研究院文献>Scientific Reports >Ultralow threading dislocation density in GaN epilayer on near-strain-free GaN compliant buffer layer and its applications in hetero-epitaxial LEDs
【2h】

Ultralow threading dislocation density in GaN epilayer on near-strain-free GaN compliant buffer layer and its applications in hetero-epitaxial LEDs

机译:接近无应变的GaN兼容缓冲层上GaN外延层中的超低穿线位错密度及其在异质外延LED中的应用

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

High threading dislocation (TD) density in GaN-based devices is a long unresolved problem because of the large lattice mismatch between GaN and the substrate, which causes a major obstacle for the further improvement of next-generation high-efficiency solid-state lighting and high-power electronics. Here, we report InGaN/GaN LEDs with ultralow TD density and improved efficiency on a sapphire substrate, on which a near strain-free GaN compliant buffer layer was grown by remote plasma atomic layer deposition. This “compliant” buffer layer is capable of relaxing strain due to the absorption of misfit dislocations in a region within ~10 nm from the interface, leading to a high-quality overlying GaN epilayer with an unusual TD density as low as 2.2 × 105 cm−2. In addition, this GaN compliant buffer layer exhibits excellent uniformity up to a 6” wafer, revealing a promising means to realize large-area GaN hetero-epitaxy for efficient LEDs and high-power transistors.
机译:GaN基器件中的高螺纹位错(TD)密度是一个长期未解决的问题,这是因为GaN与衬底之间的晶格失配较大,这对进一步提高下一代高效固态照明和照明效率构成了主要障碍。大功率电子产品。在这里,我们报道了蓝宝石衬底上具有超低TD密度和更高效率的InGaN / GaN LED,在该衬底上通过远程等离子体原子层沉积生长了几乎无应变的GaN兼容缓冲层。由于吸收了距界面约10 capablenm范围内的失配位错,该“顺应”缓冲层能够缓解应变,从而导致高质量的上覆GaN外延层,其TD密度低至2.2×10 < sup> 5 cm -2 。此外,这种符合GaN的缓冲层在6英寸晶圆上仍具有出色的均匀性,这为实现大面积GaN异质外延用于高效LED和大功率晶体管提供了一种有前途的手段。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号