Lateral double-diffused metal-oxide-semiconductor field-effect transistor (LDMOS) is a key device for the power integrated circuit (PIC) and high voltage integrated circuit (HVIC) technologies. In order to break through the limit relation of 2.5 power between breakdown voltage (BV ) and specific on-resistance (Ron,sp) for the traditional LDMOS, and improve the driving capability for the PIC by reducing the power consumption, the new SJ-LDMOS with the semi-insulating poly silicon (SIPOS SJ-LDMOS) is proposed in this paper for the first time, to the best of the authors' knowledge. In order to take full advantage of super junction concept, the SIPOS layer is used for SJ-LDMOS to achieve the effect of the complete three-dimensional reduced surface field (3D-RESURF) for the SJ-LDMOS. The substrate assisted depletion is effectively eliminated by the buffer layer under the super junction. The overall performances of the SIPOS SJ-LDMOS are improved by the uniform and high resistance of the SIPOS layer. The surface electric field is modulated to be uniform by the electric field modulation effect due to the SIPOS layer covering the field oxide. The higher BV would be achieved for the more uniform surface electric field because of the increased average lateral electric field. The BV for the unit length of the drift region is improved to 19.4 V/μm. The SIPOS SJ-LDMOS along the 3D are subjected to the electric field modulation by the SIPOS layer, which achieves the complete 3D-RESURF effect, thus the drift region with the high concentration can be depleted completely to obtain the high BV . Moreover, in the on-state the majority carrier accumulation can be formed in the drift region of the SIPOS SJ-LDMOS due to the SIPOS layer, so that the specific on-resistance decreases further. In virtue of the ISE simulation, by optimizing the SIPOS layer of the proposed SIPOS SJ-LDMOS, the results show that the specific on-resistance of the SIPOS SJ-LDMOS is 20.87 mΩ·cm2 with a breakdown voltage of 388 V, which is less than 31.14 mΩ·cm2 for the N-buffer SJ-LDMOS with a breakdown voltage of 287 V, and far less than 71.82 mΩ·cm2 for the conventional SJ-LDMOS with a breakdown voltage of only 180 V with the same drift length.%为了突破传统LDMOS (lateral double-diffused MOSFET)器件击穿电压与比导通电阻的硅极限的2.5次方关系,降低LDMOS器件的功率损耗,提高功率集成电路的功率驱动能力,提出了一种具有半绝缘多晶硅SIPOS (semi-insulating poly silicon)覆盖的完全3 D-RESURF (three-dimensional reduced surface field)新型super junction-LDMOS结构(SIPOS SJ-LDMOS).这种结构利用SIPOS的电场调制作用使SJ-LDMOS的表面电场分布均匀,将器件单位长度的耐压量提高到19.4 V/μm;覆盖于漂移区表面的SIPOS使SJ-LDMOS沿三维方向均受到电场调制,实现了LDMOS的完全3 D-RESURF效应,使更高浓度的漂移区完全耗尽而达到高的击穿电压;当器件开态工作时,覆盖于薄场氧化层表面的SIPOS的电场作用使SJ-LDMOS的漂移区表面形成多数载流子积累,器件比导通电阻降低. 利用器件仿真软件ISE分析获得,当SIPOS SJ-LDMOS的击穿电压为388 V时, 比导通电阻为20.87 mΩ·cm2, 相同结构参数条件下, N-buffer SJ-LDMOS的击穿电压为287 V,比导通电阻为31.14 mΩ·cm2;一般SJ-LDMOS的击穿电压仅为180 V,比导通电阻为71.82 mΩ·cm2.
展开▼
