首页> 外文会议>International Symposium on Low Power Electronics and Design >Low power sequential circuit design by using priority encoding and clock gating
【24h】

Low power sequential circuit design by using priority encoding and clock gating

机译:使用优先级编码和时钟门控低功耗顺序电路设计

获取原文

摘要

This paper presents a state assignment technique called priority encoding which uses multi-code assignment plus clock gating to reduce power dissipation in sequential circuits. The basic idea is to assign multiple codes to states 50 as to enable more effective clock gating in the sequential circuit. Practical design examples are studied and simulated by PSPICE. Experimental results demonstrate that the priority encoding technique can result in sizable power saving.
机译:本文介绍了一个状态分配技术,称为优先级编码,其使用多码分配加时钟门控,以降低顺序电路中的功耗。基本思想是将多个代码分配给状态50,以便在顺序电路中启用更有效的时钟栅格。 Pspice研究和模拟了实用的设计示例。实验结果表明,优先级编码技术可导致可升高的省电。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号