首页> 外文会议>IEEE International Electronics Manufacturing Technology Conference >3D Interconnects — The enabler of next generation multi-Gbps single-ended bus
【24h】

3D Interconnects — The enabler of next generation multi-Gbps single-ended bus

机译:3D互连 - 下一代多Gbps单端总线的启动器

获取原文

摘要

The rising demands of miniaturize and high performance electronic gadgets necessitates higher density with higher bandwidth interconnect which is being limited by prevailing microwave effects as signaling data-rate surges and routing pitch shrinks. This paper presents a transmission line design with three-dimentional (3D) reference plane to alleviate the signaling crosstalk impacts that limit the performance scaling of high-speed parallel bus design such as on-package interconnects (OPI). Simulation result indicates eye opening improvements of >40% for OPI bus operates at 4Gbps data rate is feasibible with the crosstalk reduction achieved through the 3D reference plane design.
机译:小型化和高性能电子小工具的不断增长需要具有更高的密度,具有更高的带宽互连,其受到微波效应的限制为信令数据速率浪涌和路由间距缩小。本文介绍了具有三维(3D)参考平面的传输线设计,以缓解光信号串扰影响,这些串扰会限制高速并行总线设计的性能缩放,例如封装互连(OPI)。仿真结果表明OPI总线以4Gbps母线运行的眼睛打开改进是可令通过3D参考平面设计实现的串扰降低。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号