首页> 外文会议>Annual IEEE International ASIC/SOC Conference >Next generation CoreConnect processor local bus architecture
【24h】

Next generation CoreConnect processor local bus architecture

机译:下一代Coreconnect处理器本地总线架构

获取原文

摘要

The CoreConnect Next Generation Processor Local Bus is a new, advanced technology bus architecture from IBM. This new bus architecture is substantially improved over previous generations, continuing its performance and feature leadership in high performance, open SOC buses. CoreConnect is targeted for high performance embedded applications in wired and wireless communications, networking, storage, and pervasive applications. This architecture provides SOC designers a low power, high performance on-chip bus with server-class capabilities for single and multiple processors.
机译:Coreconnect下一代处理器本地总线是IBM的新高级技术总线架构。这一新的总线架构对前几代大大提高,继续其性能和高性能领导,开放的SoC公交车。 Coreconnect是针对有线和无线通信,网络,存储和普遍应用程序的高性能嵌入式应用程序。该架构为SoC设计人员提供低功耗,高性能的片上总线,具有单个和多个处理器的服务器类功能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号