首页> 外文会议>International Conference on VLSI Design >Formal methods for analyzing the completeness of an assertion suite against a high-level fault model
【24h】

Formal methods for analyzing the completeness of an assertion suite against a high-level fault model

机译:用于分析断言套件对高级故障模型的完整性的正式方法

获取原文

摘要

One of the emerging challenges in formal property verification (FPV) technology is the problem of deciding whether sufficient properties have been written to cover the design intent. Existing literature on FPV coverage does not solve this problem adequately, since they primarily analyze the coverage of a specification against a given implementation. On the other hand, we consider the task of determining the coverage of a formal specification against a high-level fault model that is independent of any specific implementation. We show that such a coverage analysis discovers behavioral gaps in the specification and prompts the design architect to add more properties to close the behavioral gaps. Our results establish that the coverage analysis task at this level is computationally complex, but it is possible to obtain a conservative estimate of the coverage at low cost.
机译:正式财产验证(FPV)技术的新出现挑战之一是决定是否已写出足够的物业以涵盖设计意图的问题。现有的FPV覆盖文献无法充分解决这一问题,因为它们主要分析了对给定实施的规范的覆盖范围。另一方面,我们考虑确定正式规范的覆盖范围,以独立于任何特定实现的高级故障模型。我们表明,这种覆盖率分析发现了规范中的行为间隙,并提示设计架构师添加更多属性以关闭行为间隙。我们的结果确定此级别的覆盖率分析任务是计算复杂的,但是可以以低成本获得覆盖范围的保守估计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号