首页> 外文会议>International Conference on VLSI Design >Modeling usable reusable transactors in system Verilog
【24h】

Modeling usable reusable transactors in system Verilog

机译:系统Verilog中的建模可用和可重复使用的交易者

获取原文

摘要

Summary form only given. Transactors, also known as bus-functional models, have traditionally been modeled using a procedural interface (API). Commands were provided to use every feature available in the transactor. Several commands were often necessary to configure the transactor or to execute the simplest transaction. If the transactor did not provide a feature required by a particular device under test (DUT) or testcase, it had to be modified or rewritten. By using an object-oriented approach for configuration and interfacing, transactors can easily be used out-of-the-box. A few lines are all that is necessary to create valid random stimulus to a DUT or report observed response to a scoreboard. The use of callback methods eliminates the need for a complex and ever-evolving API. Instead of creating yet-another programming language, it leverages the power of system Verilog to extend the functionality of a transactor in ways the original author may not have conceived. Without modification, a transactor can thus be used and reused effectively. Transactors can also be modeled in an extensible fashion. Extensible transactors allow users to define entirely new transactions and commands, should the ones provided by the original implementation prove insufficient. Usability and reusability of transactors does not happen by accident. With careful design and consistent use model, transactors can be written to meet the stringent demands of different testcases on different design under verification. This paper describes how to properly use the object-oriented features of system Verilog to model transactions and transactors that execute them. Designers, used to a procedural programming model, will learn how to approach a transactor modeling problem using the object-oriented approach. Software engineers, used to a traditional object-oriented programming model, will learn how to adapt their methods to the special requirements of constrained-random verification. This paper presents clear and concise guidelines that can be followed to create effective, easy-to-use and reusable transactor models.
机译:摘要表格仅给出。传统上,还称为总线功能模型的交流剂是使用程序界面(API)进行建模。提供命令以使用交易者中可用的每个功能。通常需要几个命令来配置转换器或执行最简单的事务。如果转换器没有提供特定设备所需的特征(DUT)或TestCase所需的功能,则必须修改或重写。通过使用面向对象的配置方法进行配置和接口,交流器可以轻松使用出盒子外。对于为DUT创建有效的随机刺激或向记分牌的响应,将一些线路全部是必要的。回调方法的使用消除了对复杂和不断发展的API的需求。它不是创建尚未创建另一种编程语言,它利用了系统Verilog的力量以原始作者在可能没有构思的方式中扩展交易者的功能。无需修改,因此可以有效地使用交易者并重复使用。交流剂也可以以可扩展的方式建模。可扩展的交易者允许用户定义完全新的交易和命令,如果由原始实现提供的,则不足以证明不足。违反事故不会发生交流者的可用性和可重用性。通过仔细设计和一致的使用模型,可以编写交易者来满足在验证下不同设计对不同测试过程的严格需求。本文介绍了如何正确使用系统Verilog的面向对象的功能来模拟执行它们的事务和交易者。用于程序编程模型的设计人员将学习如何使用面向对象的方法来接近交易者建模问题。用于传统的面向对象编程模型的软件工程师将学习如何将其方法调整到受限随机验证的特殊要求。本文提供了清晰简明的准则,可以遵循创建有效,易于使用和可重复使用的交易者模型。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号