首页> 外文会议>Great lakes symposium on VLSI >Improving self-timed pipeline ring performance through the addition of buffer loops
【24h】

Improving self-timed pipeline ring performance through the addition of buffer loops

机译:通过添加缓冲循环改善自定时管道环性能

获取原文

摘要

While self-timed pipelines have overcome the problem of clock skew which degrades the performance of synchronous pipelines, the improvement is not without its cost; self-timed pipelines are forced to spend a larger amount of time on communication than their synchronous counterparts. This has led researchers to search for ways to improve the performance of self-timed pipelines by changing the communication scheme in an effort to reduce the communication delay. Our approach divides the total communication time into two parts: data communication delay and pace handshaking overhead. By adding buffer loops to each stage of a self-timed pipeline, we can reduce the pace handshaking overhead; thus decreasing the total time spent on communication. One important result of this design innovation has been the simplification of analysis needed to find the best initial system configuration. With our design, the same initial system configuration may be chosen regardless of computation time and variations in computation time. In addition, our design has a lower average cycle time than the traditional self-timed pipeline, which leads to an increase in performance.
机译:虽然自定时管道已经克服了时钟歪斜的问题,但是降低了同步管道的性能,但改善并非没有成本;自定时管道被迫花费大量的通信时间而不是它们的同步对应物。这使得研究人员通过改变通信方案来搜索改善自定时管道的性能的方法,以减少通信延迟。我们的方法将总通信时间划分为两部分:数据通信延迟和速度握手开销。通过将缓冲区循环添加到自定时管道的每个阶段,我们可以减少速度握持开销;从而降低了在通信上花费的总时间。这种设计创新的一个重要结果一直是查找最佳初始系统配置所需的分析。通过我们的设计,可以选择相同的初始系统配置,无论计算时间和计算时间的变化如何。此外,我们的设计具有比传统的自定时管道更低的平均周期时间,这导致性能的增加。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号