首页> 外文会议>Annual International Symposium on Computer Architecture >High-performance multiqueue buffers for VLSI communication switches
【24h】

High-performance multiqueue buffers for VLSI communication switches

机译:用于VLSI通信交换机的高性能多粒子缓冲器

获取原文

摘要

A type of buffer called a dynamically allocated multiqueue (DAMQ) buffer, designed for use in n*n switches, is presented. This buffer provides efficient handling of variable-length packets and the forwarding of packets in non-FIFO (first-in-first-out) order. The microarchitecture of the DAMQ buffer and its controller is described in the context of the ComCoBB communication coprocessor for multicomputers. The DAMQ buffer can be efficiently implemented in LVSI to support packet transmission and reception at the rate of one byte per clock cycle. With a hardwired linked-list manager and a fast-routing mechanism, the ComCoBB chip will support virtual cut-through of messages with a latency of four cycles. The performance of the DAMQ buffer is compared with that of three alternative buffers in the context of a multistage interconnection network. Simulations show that for uniform traffic the DAMQ buffer results in significantly lower latencies and higher maximal throughput than other designs with the same total buffer storage capacity.
机译:提出了一种称为动态分配的多体积(DUAQ)缓冲器的缓冲器,设计用于N * N交换机。此缓冲区提供了有效处理可变长度分组和非FIFO(首先一输入)顺序的数据包的转发。 Damq缓冲区及其控制器的微架构在Comcobb通信协处理器的上下文中描述了多种计算机的上下文。 Damq缓冲器可以在LVSI中有效地实现,以支持每个时钟周期的一个字节的速率的分组传输和接收。使用硬连线链接列表管理器和快速路由机制,Comcobb芯片将支持具有四个周期等延迟的虚拟切割消息。在多级互连网络的上下文中将Damq缓冲器的性能与三个替代缓冲器的性能进行了比较。模拟表明,对于统一交通,Damq缓冲区的延迟显着降低,最大吞吐量比其他具有相同的总缓冲存储容量的其他设计更高。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号