首页> 外文会议>International Symposium on VLSI Design, Automation and Test >Hierarchical Architecture for Network-on-Chip Platform
【24h】

Hierarchical Architecture for Network-on-Chip Platform

机译:用于网络上平台的分层体系结构

获取原文

摘要

In this paper, we propose one hierarchical 2-D mesh Network-on-Chip (NoC) platform to support applications with the complexity of several hundreds of tasks or with huge amount of transmission data. Moreover, applying the task binding method by considering communication amount, communication data contention and bandwidth penalty to enhance the system overall performance of the new architecture. Modeling the NoC system data transmission behavior at system level is applied to predict system overall performance and an automatic NoC system performance simulation tool is also built. Therefore, architecture and designers can predict the system performance and obtain all parameters of the designed platform at system abstraction level. The experimental results show that the overall system throughput, the latency, and the saving of redundant transactions are improved by 27%, 14.4% and 21.8% respectively under the communication dominated situation.
机译:在本文中,我们提出了一个分层2-D网状网络上的片上(NOC)平台,以支持具有数百个任务的复杂性或具有大量传输数据的应用程序。此外,通过考虑通信金额,通信数据争用和带宽损失来应用任务绑定方法,以提高新架构的系统整体性能。建模系统级别的NOC系统数据传输行为应用于预测系统整体性能,并建立了自动NOC系统性能仿真工具。因此,体系结构和设计人员可以预测系统性能并在系统抽象级别获取所设计平台的所有参数。实验结果表明,在通信主导情况下,整体系统吞吐量,延迟和冗余交易的节省分别提高了27%,14.4%和21.8%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号