首页> 外文会议>IEEE biomedical circuits and systems conference >Investigation of phase noise and jitter in CMOS sampling clock generation circuits for time-domain breast cancer detection system
【24h】

Investigation of phase noise and jitter in CMOS sampling clock generation circuits for time-domain breast cancer detection system

机译:时域乳腺癌检测系统CMOS采样时钟产生电路中的相位噪声和抖动的研究

获取原文

摘要

Impulse radio ultrawideband (IR-UWB) technologies have been applied for time-domain breast cancer imaging systems. A Gaussian monocycle pulse (GMP) train with 200 ps pulse width is generated and the received GMP is converted from analog to digital by an equivalent time sampling circuit. A fluctuation of the sampling timing such as a jitter causes a degradation of reconstructed images. In this paper, the influence of jitter on confocal imaging is investigated. It is found that the SNR is improved by reducing the jitter. A low-jitter 102.4GS/s sampling clock generator in 65nm CMOS technology is proposed. This circuit achieved 1.98 ps jitter by 1.2V voltage supply and 0.90ps jitter by 1.45V voltage supply.
机译:脉冲无线电超宽带(IR-UWB)技术已应用于时域乳腺癌成像系统。产生具有200 ps脉冲宽度的高斯单周期脉冲(GMP)序列,并通过等效时间采样电路将接收到的GMP从模拟转换为数字。诸如抖动之类的采样定时的波动导致重构图像的劣化。本文研究了抖动对共焦成像的影响。发现通过减少抖动来改善SNR。提出了一种采用65nm CMOS技术的低抖动102.4GS / s采样时钟发生器。该电路通过1.2V电压供电实现了1.98 ps的抖动,而通过1.45V电压供电实现了0.90ps的抖动。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号