首页> 外文会议>Symposium on VLSI Technology >3DVLSI with CoolCube process: An alternative path to scaling
【24h】

3DVLSI with CoolCube process: An alternative path to scaling

机译:具有CoolCube流程的3DVLSI:扩展的替代途径

获取原文

摘要

3D VLSI with a CoolCube™ integration allows vertically stacking several layers of devices with a unique connecting via density above a million/mm. This results in increased density with no extra cost associated to transistor scaling, while benefiting from gains in power and performance thanks to wire-length reduction. CoolCube™ technology leads to high performance top transistors with Thermal Budgets (TB) compatible with bottom MOSFET integrity. Key enablers are the dopant activation by Solid Phase Epitaxy (SPE) or nanosecond laser anneal, low temperature epitaxy, low k spacers and direct bonding. New data on the maximal TB bottom MOSFET can withstand (with high temperatures but short durations) offer new opportunities for top MOSFET process optimization.
机译:具有CoolCube™集成的3D VLSI允许垂直堆叠多层设备,并具有超过百万/ mm的独特连接密度。这导致密度增加而没有与晶体管定标相关的额外成本,同时由于线长的减少而受益于功率和性能的提高。 CoolCube™技术可产生具有与底部MOSFET完整性兼容的热预算(TB)的高性能顶部晶体管。关键因素是通过固相外延(SPE)或纳秒激光退火激活掺杂剂,低温外延,低k间隔物和直接键合。最大TB底部MOSFET可以承受的新数据(高温但持续时间短)为顶部MOSFET工艺优化提供了新的机会。

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号