首页> 外文会议>Symposium on VLSI Technology >A new integration technology platform: Integrated fan-out wafer-level-packaging for mobile applications
【24h】

A new integration technology platform: Integrated fan-out wafer-level-packaging for mobile applications

机译:新的集成技术平台:适用于移动应用的集成扇出晶圆级封装

获取原文

摘要

3D sub-system integration of logic and DRAM with TSV is desirable for wide memory bandwidth and reduced power for mobile applications. However, its manufacturing cost, along with testing and heat dissipation, remains to be outstanding issues. A new integration technology platform, InFO, is proposed to address it. In this paper, we compare three main 3D integration architectures: InFO_PoP, FC_PoP and 3DIC with TSV based on mobile product requirements, including system power- performance-profile (form factor), heat dissipation, memory bandwidth and production cycle-time along with cost. InFO not only best optimizes and achieves the requirements, but also more readily integrates partitioned-chips, which further impacts on the manufacturing of the logic/DRAM sub-system.
机译:逻辑和DRAM与TSV的3D子系统集成对于实现宽存储带宽和降低移动应用程序的功耗而言是理想的。然而,其制造成本以及测试和散热仍然是悬而未决的问题。提出了一个新的集成技术平台InFO来解决这个问题。在本文中,我们根据移动产品需求比较了三种主要的3D集成架构:InFO_PoP,FC_PoP和3DIC与TSV,包括系统功率性能曲线(外形尺寸),散热,内存带宽,生产周期时间以及成本。 。 InFO不仅可以最佳地优化和达到要求,而且可以更轻松地集成分区芯片,这进一步影响了逻辑/ DRAM子系统的制造。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号